Alif Semiconductor /AE512F80F5582LS_CM55_HP_View /LPI2S /I2S_TFF0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as I2S_TFF0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Val_0x0)TXCHFR

TXCHFR=Val_0x0

Description

Transmit FIFO Flush Register 0

Fields

TXCHFR

Transmit Channel FIFO Reset. Writing a 0x1 to this bit flushes the channel TX FIFO (this is a self clearing bit). The TX channel or block must be disabled prior to writing to this bit.

0 (Val_0x0): Do not flushes the channel TX FIFO

1 (Val_0x1): Flushes the channel TX FIFO

Links

() ()